资料下载
×
基于FPGA的高速数据接口的实现
消耗积分:2 |
格式:rar |
大小:157 |
2009-08-04
王强
分享资料个
本文介绍了一种应用FPGA 器件完成高速数字传输的方法，利用这种方法实现无线收发芯片nRF2401A 的高速数据接口。为进一步提高信息的传输速率，这里还对待传输的数据进行了压缩处理。涉及的高速数据接口和压缩处理算法都用VHDL 实现，并通过实际
测试。
关键词: 现场可编程阵列 数字传输 数字压缩 数字无线电
Abstract：A high speed data transmission method based on FPGA is introduced and employed to realize the high speed data interface of wireless transceiver chip (nRF2401A). To further improve the transmission rate, the transmitted data is also compressed in the designed interface system. The high speed data interface and the corresponding data compressing algorithm are programmed using VHDL. The whole system has been tested, which shows the feasibility of the designing method based on FPGA.
Keywords： FPGA , digital transmission, digital compression, digital radio
测试。
关键词: 现场可编程阵列 数字传输 数字压缩 数字无线电
Abstract：A high speed data transmission method based on FPGA is introduced and employed to realize the high speed data interface of wireless transceiver chip (nRF2401A). To further improve the transmission rate, the transmitted data is also compressed in the designed interface system. The high speed data interface and the corresponding data compressing algorithm are programmed using VHDL. The whole system has been tested, which shows the feasibility of the designing method based on FPGA.
Keywords： FPGA , digital transmission, digital compression, digital radio
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
