资料下载
ABT7819A-15,pdf(512 x 18 x 2 C
mintsy
分享资料个
A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ABT7819A is a high-speed, low-power, BiCMOS, bidirectional, clocked FIFO memory. Two independent 512 × 18 dual-port SRAM FIFOs (FIFOA, FIFOB) on the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions, a half-full flag, and a programmable almost-full/almost-empty flag.
The SN74ABT7819A is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
-
hole1007
2022-08-22
0 回复 举报http://house.china.com.cn/sousou/%25C1%25AA%25CF%25B5%25B7%25BD%25CA%25BD%252C%2B%25C0%25CF%25BD%25D6%25BA%25E0%25C0%25FB%25BC%25AF%25CD%25C5%25C0%25CF%25D7%25DCB2024.cN_18s.htm http://house.china.com.cn/sousou/%25BE%25AD%25C0%25ED%252C%2B%25C3%25E5%25B5%25E9%25D0%25C2%25BD%25F5%25B8%25A3%25CD%25F8%25CD%25B6B2024.cN_75s.htm http://house.china.com.cn/sousou/%25C1%25AA%25CF%25B5%25B7%25BD%25CA%25BD%252C%2B%25F6%25CE%25B0%25DB%25C0%25FB%25D3%25E9%25C0%25D6%25CF%25C2%25D4%25D8B2024.cN_47s.htm http://house.china.com.cn/sousou/%25D4%25DA%25CF%25DF%252C%2B%25D0%25C2%25B0%25D9%25C0%25FB%25D3%25E9%25C0%25D6%25BB%25E1%25CB%25F9B2024.cN_62s.htm http://house.china.com.cn/sousou/%25B9%25D9%25B7%25BD%25CD%25F8%25D5%25BE%252C%2B%25B9%25FB%25B8%25D2%25D3%25F1%25CF%25E9%25B9%25FA%25BC%25CA%25D3%25E9%25C0%25D6B2024.cN_22s.htm 收起回复
- 相关下载
- 相关文章
