资料下载
×
TL16C752B Errata
消耗积分:3 |
格式:rar |
大小:34 |
2010-09-09
385288
分享资料个
Problem: The TL16C752B UART correctly generates a character timeout interrupt (if IER0 set) when the
serial input (RX) has gone quiescent (continuously high) for more than four character times. The problem is
that if a new character is received after the timeout, the interrupt will be cleared. The interrupt will be
generated again if another timeout occurs. This is an error because reading the RHR (RBR) should be the
only clearing mechanism for this interrupt.
Work Around: If software is responding to an asserted INT and a read of the IIR reports no active interrupt,
then assume it is caused by a new byte being received. Check the LSR; if LSR0 (DR) is set, read the RHR
and repeat.
Severity: Moderate
serial input (RX) has gone quiescent (continuously high) for more than four character times. The problem is
that if a new character is received after the timeout, the interrupt will be cleared. The interrupt will be
generated again if another timeout occurs. This is an error because reading the RHR (RBR) should be the
only clearing mechanism for this interrupt.
Work Around: If software is responding to an asserted INT and a read of the IIR reports no active interrupt,
then assume it is caused by a new byte being received. Check the LSR; if LSR0 (DR) is set, read the RHR
and repeat.
Severity: Moderate
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
