资料下载
×
PEX8533 pdf datasheet
消耗积分:2 |
格式:rar |
大小:555 |
2008-10-13
分享资料个
The ExpressLane™ PEX 8533 device offers 32 PCI Express lanes, capable of configuring up to 6 flexible ports. The switch conforms to the PCI Express Base Specification, rev 1.1. The 32-lane switch enables users to add scalable, high bandwidth I/Os to a wide variety of applications including servers, storage, communications, blade servers, and embedded-control systems. The PEX 8533 is well suited for fan-out, aggregation, peer-to-peer, backplane, and switch fabric applications. The architecture supports packet cut-thru with the industry's lowest latency of 115ns (x8 to x8) for a 32-lane switch. This, combined with large packet memory (1024 byte maximum payload size) and non-blocking internal switch architecture, provide full line-rate on all ports for performance-hungry applications. The PEX 8533 is offered in a 35 x 35mm² 680-ball PBGA package. This device is available in leaded and lead-free packaging.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
