Synchronization of the 5561 can be accomplished by forcing the
timing pin (Pin 5) above the 5.6V sawtooth limit comparator for a
short time.
A drawback to this approach is that when the 5.6V threshold is
reached, a discharge transistor is turned on to quickly pull the timing
capacitor to ground and will also attempt to pull the pulse generator
to ground. This condition can be avoided by keeping the pulse width
very narrow (0.1ms) or by placing a differentiator network between
the pulse generator and the diode.
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
全部0条评论
快来发表一下你的评论吧 !