资料下载
验证方法手册的SystemVerilog
岁月流逝
分享资料个
When VHDL first came out as an IEEE standard, it was thought to be sufficient to
model hardware designs. Reality proved to be a little different. Because it did not
have a predefined four-state logic type, each simulator and model vendor had to
create its own—and incompatible—logic type. This situation prompted the quick
creation of a group to create a standard multi-valued logic package for VHDL that
culminated with the 1164 standard. With such a package, models became
interoperable and simulators could be optimized to perform well-defined operations.
The authors of this book hope to create a similar standard for verification components
within the SystemVerilog language. The infrastructure elements specified in the
appendices can form the basis of a standard verification interface. If model vendors
use it to build their verification components, they will be immediately interoperable.
If simulator vendors optimize their implementation of the standard functions, the
runtime performances can be improved.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
