The delta-sigma ADC employs oversampling as a means to reduce noise in the band of interest. In the process of doing so the data is effectively fltered, introducing a linear phase response. This phase response of the digital flter is responsible for most of the delay in delta-sigma data converters.
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉