资料下载
×
LTC2207,pdf datasheet (105Msps
消耗积分:3 |
格式:rar |
大小:333 |
2009-09-30
世态薄凉
分享资料个
The LTC2207-14/LTC2206-14 are 105Msps/80Msps,
sampling 14-bit A/D converters designed for digitizing
high frequency, wide dynamic range signals up to input
frequencies of 700MHz. The input range of the ADC can
be optimized with the PGA front end.
The LTC2207-14/LTC2206-14 are perfect for demanding
communications applications, with AC performance that
includes 77.3dB SNR and 98dB spurious free dynamic
range (SFDR). Ultralow jitter of 80fsRMS allows undersampling
of high input frequencies with excellent noise
performance. Maximum DC specs include ±1.5LSB INL,
±1LSB DNL (no missing codes) over temperature.
A separate output power supply allows the CMOS output
swing to range from 0.5V to 3.6V.
The ENC+ and ENC– inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL or
CMOS inputs. An optional clock duty cycle stabilizer allows
high performance at full speed with a wide range of clock duty cycles.
sampling 14-bit A/D converters designed for digitizing
high frequency, wide dynamic range signals up to input
frequencies of 700MHz. The input range of the ADC can
be optimized with the PGA front end.
The LTC2207-14/LTC2206-14 are perfect for demanding
communications applications, with AC performance that
includes 77.3dB SNR and 98dB spurious free dynamic
range (SFDR). Ultralow jitter of 80fsRMS allows undersampling
of high input frequencies with excellent noise
performance. Maximum DC specs include ±1.5LSB INL,
±1LSB DNL (no missing codes) over temperature.
A separate output power supply allows the CMOS output
swing to range from 0.5V to 3.6V.
The ENC+ and ENC– inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL or
CMOS inputs. An optional clock duty cycle stabilizer allows
high performance at full speed with a wide range of clock duty cycles.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
