资料下载
×
74LS113/54LS113 pdf datasheet
消耗积分:5 |
格式:rar |
大小:133 |
2008-08-06
分享资料个
54LS113
Dual JK Edge-Triggered Flip-Flop
General Description
The 54LS113 offers individual J, K, Set and Clock inputs.
When the clock goes HIGH the inputs are enabled and data
may be entered. The logic level of the J and K inputs may
be changed when the clock pulse is HIGH and the bistable
will perform according to the Truth Table as long as minimum
setup and hold times are observed. Input data is transferred
to the outputs on the falling edge of the clock pulse.
Dual JK Edge-Triggered Flip-Flop
General Description
The 54LS113 offers individual J, K, Set and Clock inputs.
When the clock goes HIGH the inputs are enabled and data
may be entered. The logic level of the J and K inputs may
be changed when the clock pulse is HIGH and the bistable
will perform according to the Truth Table as long as minimum
setup and hold times are observed. Input data is transferred
to the outputs on the falling edge of the clock pulse.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
