资料下载
54LS175/74LS174/74LS175 pdf datasheet
分享资料个
54LS174/DM54LS174/DM74LS174,54LS175/DM54LS175/DM74LS175 Hex/Quad D Flip-Flops with Clear
General Description
These positive-edge-triggered flip-flops utilize TTL circuitry
to implement D-type flip-flop logic. All have a direct clear
input, and the quad (175) versions feature complementary
outputs from each flip-flop.
Information at the D inputs meeting the setup time requirements
is transferred to the Q outputs on the positive-going
edge of the clock pulse. Clock triggering occurs at a particular
voltage level and is not directly related to the transition
time of the positive-going pulse. When the clock input is at
either the high or low level, the D input signal has no effect
at the output.
Features
Y LS174 contains six flip-flops with single-rail outputs
Y LS175 contains four flip-flops with double-rail outputs
Y Buffered clock and direct clear inputs
Y Individual data input to each flip-flop
Y Applications include:
Buffer/storage registers
Shift registers
Pattern generators
Y Typical clock frequency 40 MHz
Y Typical power dissipation per flip-flop 14 mW
Y Alternate Military/Aerospace device (54LS174,
54LS175) is available. Contact a National Semiconductor
Sales Office/Distributor for specifications.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
