资料下载
×
Fixed Point DSP Implementation
消耗积分:2 |
格式:rar |
大小:32 |
2010-07-05
好名字
分享资料个
Abstract : It has been shown earlier and rediscovered
recently that Low-Density Parity Check Codes can
achieve bit error rate near to Shannon limit. They can
be decoded using soft decision iterative decoding
scheme. As low cost, high performance DSPs are
widespread, DSP implementation for LDPC decoder is
a viable option. Floating point implementation has
higher costs and so fixed point DSP implementation is
considered. Various optimal and sub-optimal
implementations of the algorithm are considered.
Various algorithms are compared for performance loss
and low complexity trade off. It is shown that there is
no performance loss as compared to floating point
software approach. A lowered complexity and higher
speed implementation of the LDPC decoder can thus be
achieved using fixed point DSP implementation.
recently that Low-Density Parity Check Codes can
achieve bit error rate near to Shannon limit. They can
be decoded using soft decision iterative decoding
scheme. As low cost, high performance DSPs are
widespread, DSP implementation for LDPC decoder is
a viable option. Floating point implementation has
higher costs and so fixed point DSP implementation is
considered. Various optimal and sub-optimal
implementations of the algorithm are considered.
Various algorithms are compared for performance loss
and low complexity trade off. It is shown that there is
no performance loss as compared to floating point
software approach. A lowered complexity and higher
speed implementation of the LDPC decoder can thus be
achieved using fixed point DSP implementation.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
