资料下载
×
双DSP结构的捷联控制与解算系统设计
消耗积分:2 |
格式:rar |
大小:281 |
2009-08-04
分享资料个
设计了基于双DSP 结构的捷联控制与解算系统，该系统以高性能的浮点处理器TMS320VC33 作为捷联系统实时解算的核心，以TMS320VC5402 作为通道控制、数据采
集的控制核心，并结合FPGA 的组合逻辑和时序逻辑，构成了高集成度的嵌入式系统。该系统具有采样速度快、浮点处理精度高、稳定性好等特点，可以充分满足捷联导航系统的要求。
关键词：捷联惯导系统；DSP；FPGA；HPI
Abstract：The strapdown controlling and solution system based on the structure of double
DSP is designed. This system includes high-performance floating point processor
TMS320VC33,which acts as real-time solution core of strapdown system, as well as TMS
320VC5402,which services as the core to be master of access controlling and data acquisition.
This system is a kind of embedded high-integration system which has FPGA assembled and
scheduling logic. The system has the characteristics of fast sampling, high precision of floating point processing, stability, and etc. It can fully satisfy the requirements of strapdown system.
Key words： strapdown inertial system; DSP; FPGA ; HPI
集的控制核心，并结合FPGA 的组合逻辑和时序逻辑，构成了高集成度的嵌入式系统。该系统具有采样速度快、浮点处理精度高、稳定性好等特点，可以充分满足捷联导航系统的要求。
关键词：捷联惯导系统；DSP；FPGA；HPI
Abstract：The strapdown controlling and solution system based on the structure of double
DSP is designed. This system includes high-performance floating point processor
TMS320VC33,which acts as real-time solution core of strapdown system, as well as TMS
320VC5402,which services as the core to be master of access controlling and data acquisition.
This system is a kind of embedded high-integration system which has FPGA assembled and
scheduling logic. The system has the characteristics of fast sampling, high precision of floating point processing, stability, and etc. It can fully satisfy the requirements of strapdown system.
Key words： strapdown inertial system; DSP; FPGA ; HPI
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
