资料下载
cy7c1019dv33 1mbit（128 K×8）静态RAM
分享资料个
The CY7C1018DV33/CY7C1019DV33 is a high-performance CMOS static RAM organized as 131，072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable （CE）， an active LOW Output Enable （OE）， and three-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected. Writing to the device is accomplished by taking Chip Enable （CE） and Write Enable （WE） inputs LOW. Data on the eight I/O pins （I/O0 through I/O7） is then written into the location specified on the address pins （A0 through A16）。 Reading from the device is accomplished by taking Chip Enable （CE） and Output Enable （OE） LOW while forcing Write Enable （WE） HIGH. Under these conditions， the contents of the memory location specified by the address pins will appear on the I/O pins. The eight input/output pins （I/O0 through I/O7） are placed in a high-impedance state when the device is deselected （CE HIGH）， the outputs are disabled （OE HIGH）， or during a write operation （CE LOW， and WE LOW）。 The CY7C1018DV33/CY7C1019DV33 are available in Pb-free 32-pin 400-Mil wide Molded SOJ， 32-pin TSOP II and 48-ball VFBGA packages. For a complete list of related documentation， click here.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
