资料下载
×
PEX8619 pdf datasheet
消耗积分:10 |
格式:rar |
大小:555 |
2008-10-13
分享资料个
The ExpressLane™ PEX 8619 offers 16 PCI Express Gen 2 (5.0 GT/s) lanes, capable of configuring up to 16 flexible ports and fully conforms to the PCI Express Base Specification, rev 2.0. PEX 8619 architecture supports a high-performance DMA engine with four DMA channels and internal buffer space for internal descriptor support. Up to 256 descriptors are supported internally or alternatively descriptors can also exist in host memory. Each descriptor provides support for large transfer sizes (up to 128MB) giving the user the capability to perform very large data transfers in any direction (memory to device, device to device, memory to memory). PEX 8619 also supports cut-thru with the industry's lowest latency of 140ns (x4 to x1) and offers two virtual channels for traffic prioritization in the system. The device also features an on-chip Non-Transparent port for dual-host and failover applications and supports dual-clock domain operation by virtue of support for Spread Spectrum Clock (SSC) isolation, is offered in a 19 x 19mm 324-ball PBGA and is available in both leaded and lead-free packaging.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
