资料下载
×
Verilog黄金指南
消耗积分:5 |
格式:rar |
大小:656 |
2009-08-03
分享资料个
The main body of this guide is divided into three main parts, each of
which is organised alphabetically. Each section is indexed by a key
term which appears prominently at the top of each page. Often you
can find the information you want by flicking through the guide
looking for the appropriate key term. If that fails, there is a full index
at the back.
Most of the information in this guide is organised around the Verilog
syntax headings, but there are additional special sections on Coding
Standards, Design Flow, Errors, Reserved Words and, after the main
alphabetical reference section, Compiler Directives, System Tasks
and Functions and Command Line Options.
If you are new to Verilog, you should start by reading A Brief
Introduction to Verilog, which follows overleaf.
which is organised alphabetically. Each section is indexed by a key
term which appears prominently at the top of each page. Often you
can find the information you want by flicking through the guide
looking for the appropriate key term. If that fails, there is a full index
at the back.
Most of the information in this guide is organised around the Verilog
syntax headings, but there are additional special sections on Coding
Standards, Design Flow, Errors, Reserved Words and, after the main
alphabetical reference section, Compiler Directives, System Tasks
and Functions and Command Line Options.
If you are new to Verilog, you should start by reading A Brief
Introduction to Verilog, which follows overleaf.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
