资料下载
×
基于IP核复用的SoC设计技术探讨
消耗积分:3 |
格式:rar |
大小:179 |
2009-08-10
孙成红
分享资料个
以 IP(Intellectual Property )核复用为基础的SoC（System on a Chip，简称SoC）设计是以软硬件协同设计为主要设计方法的芯片设计技术。本文从IP 核复用技术、软硬件
协同设计技术两个方面探讨了SoC 设计中的关键技术。其中以OCP 及Wishbone 总线为例，总结了片上总线的特点及其接口技术，讨论了IP 核复用技术的应用方法及优势；通过与传统的IC 设计相比较，描述了软硬件协同设计的流程特征，并探讨了软硬件协同仿真技术，同时其发展趋势作了展望。
[关键词]SoC：IP 复用：协同设计：验证；技术
[Abstract] The main design method of SoC technology based on IP(Intellectual
Property) core reuse technology is hardware and software co-design technology. The
paper discussed the critical technologies of SoC design, they include IP reuse
technology and co-design technology. The characteristics and connection technology
of SoC bus are summed with an example of Wishbone Bus. Comparing with the traditional
IC design method, design flow of software/hardware co-design is also discussed, The
problems of research in the future are as well analyzed in this paper.
[Key words] SoC: IP reuse: co-design : Verification: Technology
协同设计技术两个方面探讨了SoC 设计中的关键技术。其中以OCP 及Wishbone 总线为例，总结了片上总线的特点及其接口技术，讨论了IP 核复用技术的应用方法及优势；通过与传统的IC 设计相比较，描述了软硬件协同设计的流程特征，并探讨了软硬件协同仿真技术，同时其发展趋势作了展望。
[关键词]SoC：IP 复用：协同设计：验证；技术
[Abstract] The main design method of SoC technology based on IP(Intellectual
Property) core reuse technology is hardware and software co-design technology. The
paper discussed the critical technologies of SoC design, they include IP reuse
technology and co-design technology. The characteristics and connection technology
of SoC bus are summed with an example of Wishbone Bus. Comparing with the traditional
IC design method, design flow of software/hardware co-design is also discussed, The
problems of research in the future are as well analyzed in this paper.
[Key words] SoC: IP reuse: co-design : Verification: Technology
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
