资料下载
cy7c1461av33 /cy7c1463av33，36-mbit流通的SRAM诺博（TM）体系结构
分享资料个
The CY7C1461AV33/CY7C1463AV33 are 3.3 V， 1M × 36/2M × 18 Synchronous Flow-Through Burst SRAMs designed specifically to support unlimited true back-to-back read and write operations without the insertion of wait states. The CY7C1461AV33/CY7C1463AV33 is equipped with the advanced NoBL logic required to enable consecutive read and write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM， especially in systems that require frequent write-read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable （CEN） signal， which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns （133 MHz device）。 Write operations are controlled by the two or four Byte Write Select （BWX） and a Write Enable （WE） input. All writes are conducted with on-chip synchronous self timed write circuitry. Three synchronous Chip Enables （CE1， CE2， CE3） and an asynchronous Output Enable （OE） provide for easy bank selection and output tri-state control. To avoid bus contention， the output drivers are synchronously tri-stated during the data portion of a write sequence. For a complete list of related documentation， click here.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
