×

SCAN921023/SCAN921224,pdf data

消耗积分:5 | 格式:rar | 大小:552 | 2009-10-13

分享资料个

The SCAN921023 transforms a 10-bit wide parallel
LVCMOS/LVTTL data bus into a single high speed Bus
LVDS serial data stream with embedded clock. The
SCAN921224 receives the Bus LVDS serial data stream and
transforms it back into a 10-bit wide parallel data bus and
recovers parallel clock. Both devices are compliant with
IEEE 1149.1 Standard Test Access Port and Boundary Scan
Architecture with the incorporation of the defined boundaryscan
test logic and test access port consisting of Test Data
Input (TDI), Test Data Out (TDO), Test Mode Select (TMS),
Test Clock (TCK), and the optional Test Reset (TRST). IEEE
1149.1 features provide the designer or test engineer access
to the backplane or cable interconnects and the ability to
verify differential signal integrity to enhance their system test
strategy. The pair of devices also features an at-speed BIST
mode which allows the interconnects between the Serializer
and Deserializer to be verified at-speed.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !