资料下载
四路10位串行LVDS,40/65MSPS模数转换器1.8V的ad9219数据表
分享资料个
The AD9219 is a quad， 10-bit， 40/65 MSPS analog-to-digital converter （ADC） with an on-chip sample-and-hold circuit designed for low cost， low power， small size， and ease of use. The product operates at a conversion rate of up to 65 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical. The ADC requires a single 1.8 V power supply and LVPECL-/ CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications.
The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock output （DCO） for capturing data on the output and a frame clock output （FCO） for signaling a new output byte are provided. Individual-channel power-down is supported and typically consumes less than 2 mW when all channels are disabled. The ADC contains several features designed to maximize flexibility and minimize system cost， such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns， along with custom userdefined test patterns entered via the serial port interface （SPI）。 The AD9219 is available in an RoHS compliant， 48-lead LFCSP. It is specified over the industrial temperature range of −40°C to +85°C.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
