资料下载
×
ADC10040/ADC10040Q,pdf datashe
消耗积分:3 |
格式:rar |
大小:553 |
2009-10-10
分享资料个
The ADC10040 is a monolithic CMOS analog-to-digital converter
capable of converting analog input signals into 10-bit
digital words at 40 Megasamples per second (MSPS). This
converter uses a differential, pipeline architecture with digital
error correction and an on-chip sample-and-hold circuit to
provide a complete conversion solution, and to minimize power
consumption, while providing excellent dynamic performance.
A unique sample-and-hold stage yields a full-power
bandwidth of 400 MHz. Operating on a single 3.0V power
supply, this device consumes just 55.5 mW at 40 MSPS, including
the reference current. The Standby feature reduces
power consumption to just 13.5 mW.
capable of converting analog input signals into 10-bit
digital words at 40 Megasamples per second (MSPS). This
converter uses a differential, pipeline architecture with digital
error correction and an on-chip sample-and-hold circuit to
provide a complete conversion solution, and to minimize power
consumption, while providing excellent dynamic performance.
A unique sample-and-hold stage yields a full-power
bandwidth of 400 MHz. Operating on a single 3.0V power
supply, this device consumes just 55.5 mW at 40 MSPS, including
the reference current. The Standby feature reduces
power consumption to just 13.5 mW.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
