×

ADC14DS105,pdf datasheet (Dual

消耗积分:2 | 格式:rar | 大小:555 | 2009-10-10

分享资料个

The ADC14DS105CISQ and ADC14DS105AISQ are highperformance
CMOS analog-to-digital converters capable of
converting two analog input signals into 14-bit digital words at
rates up to 105 Mega Samples Per Second (MSPS). The digital
outputs are serialized and provided on differential LVDS
signal pairs. Both parts provide excellent performance, however,
the ADC14DS105AISQ offers higher SFDR. These converters
use a differential, pipelined architecture with digital
error correction and an on-chip sample-and-hold circuit to
minimize power consumption and the external component
count, while providing excellent dynamic performance. The
ADC14DS105 may be operated from a single +3.0V or 3.3V
power supply. A power-down feature reduces the power consumption
to very low levels while still allowing fast wake-up
time to full operation. The differential inputs accept a 2V full
scale differential input swing. A stable 1.2V internal voltage
reference is provided, or the ADC14DS105 can be operated
with an external 1.2V reference. The selectable duty cycle
stabilizer maintains performance over a wide range of clock
duty cycles. A serial interface allows access to the internal
registers for full control of the ADC14DS105's functionality.
The ADC14DS105 is available in a 60-lead LLP package and
operates over the industrial temperature range of −40°C to
+85°C.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !