资料下载
TPD4S010,TPD4S009,pdf(4-Channe
分享资料个
The TPD4S009 and TPD4S010 provide system level electrostatic discharge (ESD) solution for high-speed differential lines. These devices offer four ESD clamp circuits for dual pair differential lines. The TPD4S009 offers an optional VCC supply pin which can be connected to system supply plane. There is a blocking diode at the VCC pin to enable the Ioff feature for the TPD4S009. The TPD4S009 can handle live signal at the D+, D- pins when the VCC pin is connected to zero volt. The VCC pin allows all the internal circuit nodes of the TPD4S009 to be at known potential during start up time. However, connecting the optional VCC pin to board supply plane doesn't affect the system level ESD performance of the TPD4S009. The TPD4S010 does not offer the VCC pin.
The TPD4S009 is offered in DBV, DCK, DGS, and DRY packages. The TPDS4010 is offered in DQA package. The TPD4S009DRYR is the most space saving package option available for dual pair high-speed differential lines. The TPD4S009DGSR and TPD4S010DQAR offer flow-through board layout option to reduce signal glitches due to mismatch between the D+ and D- signal pair routing.
The monolithic silicon technology allows matching between the differential signal pairs. The excellent matching between the differential pair signal lines (0.05-pF line-line capacitance for the TPD4S009DRY) enables this device to operate at high-speed differential data rates (3-dB bandwidth > 4 GHz). The TPD4S009 and TPD4S010 are suitable for high-speed differential applications, such as high-definition multimedia interface (HDMI), low-voltage differential signaling (LVDS), serial advanced technology attachment (SATA), Ethernet, 1394 (FireWire)®, etc.
TPD4S009/TPD4S010 comply with IEC 61000-4-2 (Level 4) ESD.
TPD4S009/TPD4S010 are characterized for operation over the ambient air temperature range of –40°C to 85°C.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
