×

DS90C363/DS90CF364,pdf datashe

消耗积分:5 | 格式:rar | 大小:556 | 2009-10-14

Petc

分享资料个

The DS90C363 transmitter converts 21 bits of CMOS/TTL
data into three LVDS (Low Voltage Differential Signaling)
data streams. A phase-locked transmit clock is transmitted in
parallel with the data streams over a fourth LVDS link. Every
cycle of the transmit clock 21 bits of input data are sampled
and transmitted. The DS90CF364 receiver converts the
LVDS data streams back into 21 bits of CMOS/TTL data. At
a transmit clock frequency of 65 MHz, 18 bits of RGB data
and 3 bits of LCD timing and control data (FPLINE,
FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per
LVDS data channel. Using a 65 MHz clock, the data throughputs
is 170 Mbytes/sec. The Transmitter is offered with programmable
edge data strobes for convenient interface with a
variety of graphics controllers. The Transmitter can be programmed
for Rising edge strobe or Falling edge strobe
through a dedicated pin. A Rising edge Transmitter will interoperate
with a Falling edge Receiver (DS90CF364) without
any translation logic.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !